<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Fpga Oldland Verilog on Jamie Iles - Computer Systems Engineer</title>
    <link>https://www.jamieiles.com/categories/fpga-oldland-verilog/</link>
    <description>Recent content in Fpga Oldland Verilog on Jamie Iles - Computer Systems Engineer</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Tue, 31 Mar 2015 01:24:36 +0000</lastBuildDate>
    <atom:link href="https://www.jamieiles.com/categories/fpga-oldland-verilog/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Porting the Keynsham SoC to the DE0-CV</title>
      <link>https://www.jamieiles.com/2015/03/31/porting-the-keynsham-soc-to-the-de0-cv/</link>
      <pubDate>Tue, 31 Mar 2015 01:24:36 +0000</pubDate>
      <guid>https://www.jamieiles.com/2015/03/31/porting-the-keynsham-soc-to-the-de0-cv/</guid>
      <description>The Keynsham SoC featuring the Oldland CPU now runs on the DE0-CV. The DE0-CV is a bigger board than the DE0-NANO that I was previously using and has a number of nice features:&#xA;A bigger, Cyclone V device. 64MB SDRAM versus 32MB on the DE0-NANO. VGA output with a simple 12-bit ADC. PS/2 controller. 6x7 segment displays More accessible pushbuttons. On the new board the Keynsham SoC only uses ~25% of logic resources so there is plenty of room for expansion!</description>
    </item>
  </channel>
</rss>
